A Low-Power and High Throughput Reconfigurable Data Integrity Unit for Software Radio
نویسندگان
چکیده
منابع مشابه
A Reconfigurable Low Power High Throughput Streaming Architecture for Big Data Processing
—General purpose computing systems are used for a large variety of applications. Extensive supports for flexibility in these systems limit their energy efficiencies. Neural networks, including deep networks, are widely used for signal processing and pattern recognition applications. In this paper we propose a multicore architecture for deep neural network based processing. Memristor crossbars a...
متن کاملImplementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engine
In this article we present an ASIP design for a discrete fourier transform (DFT)/discrete cosine transform (DCT)/finite impulse response filters (FIR) engine. The engine is intended for use in an accelerator-chain implementation of wireless communication systems. The engine offers a very high degree of flexibility, accepting and accelerating performance approaches that of any-number DFT and inv...
متن کاملDesign and Implementation of Low Power Floating Point Unit Using Reconfigurable Data Path: a Survey
Floating point arithmetic is widely used in many areas especially scientific computation and signal processing. The main objective of this paper is to reduce the power consumption and to increase the speed of execution and the implementation of floating point multiplier using sequential processing on the reconfigurable hardwareFloating Point (FP) addition, subtraction and multiplication are wid...
متن کاملParametric Design for Reconfigurable Software-Defined Radio
Run-time reconfigurable FPGAs are powerful platforms for realising software-defined radio systems. This paper introduces a parametric approach to designing such systems based on application and device parameters. We analyse the potential for reconfiguration in several software-defined radio components and demonstrate how the degree of parallelism in a reconfigurable module influences reconfigur...
متن کاملHigh Throughput and Low Power Enhancements for LDPC Decoders
Modern VLSI decoders for low-density paritycheck (LDPC) codes require high throughput performance while achieving high energy efficiency on the smallest possible footprint. In this paper, we present two optimizations to enhance the throughput and reduce the power consumption for these decoders. As a first optimization, we seek to speedup the decoding task by modifying the processing step known ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: International Journal of Computer and Electrical Engineering
سال: 2010
ISSN: 1793-8163
DOI: 10.7763/ijcee.2010.v2.221